Open Hardware: X-FAB RISC-V Microcontroller
-
X-FAB Silicon Foundries tapes-out open-source RISC-V MCU
Together with crowd-sourcing IC platform partner Efabless Corporation, X-FAB Silicon Foundries has announced the first-silicon availability of the Efabless RISC-V System on Chip (SoC) reference design.
This open-source semiconductor project went from design start to tape-out in less than three months using the Efabless design flow based on open-source tools. The mixed-signal SoC, called Raven, is based on the community developed ultra-low power PicoRV32 RISC-V core. Efabless has bench-tested the Raven at 100MHz, and based on simulations the design should be able to operate at up to 150MHz.
The open-source top-level design uses X-FAB proprietary analog IP and is created with an open-source design flow. This hybrid open-source design brings the power of open innovation and at the same time protecting significant investment in proprietary IP.
-
X-FAB and Efabless Announce Successful First Silicon of Raven, An Open-Source RISC-V Microcontroller
X-FAB Silicon Foundries, the leading analog/mixed-signal and specialty foundry, together with crowd-sourcing IC platform partner Efabless Corporation, today announced the successful first-silicon availability of the Efabless RISC-V System on Chip (SoC) reference design. This open-source semiconductor project went from design start to tape-out in less than three months using the Efabless design flow based on open-source tools. The mixed-signal SoC, called Raven, is based on the community developed ultra-low power PicoRV32 RISC-V core. Efabless has successfully bench-tested the Raven at 100MHz, and based on simulations the design should be able to operate at up to 150MHz.
-
X-FAB and Efabless Deliver Open Source Mixed-Signal SoC
Mixed signal foundry X-FAB Silicon Foundries and crowd-sourcing IC platform Efabless Corp. have announced silicon availability of a RISC-V based mixed signal system-on-chip (SoC) reference design. The open-source semiconductor project went from design start to tape-out in less than three months using the Efabless design flow based on open-source tools.
-
X-Fab and Efabless announce Raven open-source RISC-V microcontroller
X-Fab Silicon Foundries, an analog/mixed-signal and specialty foundry, and crowd-sourcing IC platform partner Efabless, has announced the silicon availability of the Efabless RISC-V system on chip (SoC) reference design. This open-source semiconductor project went from design start to tape-out in less than three months using the Efabless design flow based on open-source tools, they said.
The mixed-signal SoC, called Raven, is based on the community developed ultra-low power PicoRV32 RISC-V core. Efabless has successfully bench-tested the Raven at 100MHz, and based on simulations the design should be able to operate at up to 150MHz, they added.
- Login or register to post comments
- Printer-friendly version
- 2876 reads
- PDF version
More in Tux Machines
- Highlights
- Front Page
- Latest Headlines
- Archive
- Recent comments
- All-Time Popular Stories
- Hot Topics
- New Members
digiKam 7.7.0 is releasedAfter three months of active maintenance and another bug triage, the digiKam team is proud to present version 7.7.0 of its open source digital photo manager. See below the list of most important features coming with this release. |
Dilution and Misuse of the "Linux" Brand
|
Samsung, Red Hat to Work on Linux Drivers for Future TechThe metaverse is expected to uproot system design as we know it, and Samsung is one of many hardware vendors re-imagining data center infrastructure in preparation for a parallel 3D world. Samsung is working on new memory technologies that provide faster bandwidth inside hardware for data to travel between CPUs, storage and other computing resources. The company also announced it was partnering with Red Hat to ensure these technologies have Linux compatibility. |
today's howtos
|
Imperas and Metrics Collaborate to Jump Start RISC-V Core Design
Imperas and Metrics Collaborate to Jump Start RISC-V Core Design Verification Using Open Source Instruction Stream Generator